A simple and efficient strained engineering was reported, by implementing a notch-gate into high tensile-stress CESL (contact etch stop layer) process. Low process changes were utilized to modulate channel stress and implant profile for generating enhanced performance without any extra process step needed. Compared to conventional vertical-gate CMOSFET with an additional offset spacer, device with notch-gate as self-aligned offset spacer possess lower parasitic capacitance and shows extra 7% nMOSFET I ON enhancement due to stress CESL more approached to channel center region, enhancing channel carrier mobility efficiently. For pMOSFET, even with inappropriate effect by tensile stress, extra 3% I ON enhancement due to optimal channel profile by halo implantation through notch-gate structure.
using a low frequency noise measurement, as described in Fig. 8 . It was found that notch-gate device has slightly higher oxide defects and equal Si/oxide interface defects D it . However, the driving capability of notch-gate nMOSFET has not been degraded apparently by these oxide defects. A charge pumping current monitor revealed less D it occurring in the notch-gate nMOSFET with a small effective poly overlap active area. Compared with vertical-gate nMOSFET with an additional offset spacer, device with a notch-gate as self-aligned offset spacer possess less gate to S/D overlap as well as more localized halo profile, thus exhibiting lower overlap S/D capacitances C GD (Fig. 9 ) and effective junction capacitance C j (Fig. 10 ) in respectively. Similar to nMOSFET with simulated data supporting, notch-gate pMOSFET shows more localized Arsenic halo profile in comparison with vertical-gate pMOSFET does, thus possesses better V th roll-off and DIBL characteristics (Fig. 11 ) as well as exhibits better device's driving capability, as shown in Fig.12 . However, the increase of driving capability of pMOSFET (3%) is less than that of nMOSFET (7%) because the tensile CESL-induce stress is inappropriate for pMOSFET [4] . For pMOSFET, a compressive stress is more effective method to improve channel mobility. However, even with inappropriate effect by tensile CESL stress, the driving capability of pMOSFET still can be enhanced with an optimal channel profile by halo implanted through the notch-gate structure. Fig. 13 reveals that higher gate leakage was found in notch-gate device, which can be proved by low frequency noise measurement (Fig.  14) . Compared to vertical pMOSFET, lower C j and C GD can be found at notch-gate device with a self-aligned offset spacer and localized halo profile, as shown in Fig. 15 and 16, respectively. In this work, for 90nm notch-gate CMOSFET with high stress CESL, good device performance with saturated drain currents of 1160 uA/um (nFET) and 460uA/um (pFET) for an off current 100nA/um at 1V can be obtained, as shown in Table I . Conclusions This paper shows a highly manufacturable method to improve the driving capability for sub-90nm CMOSFET without introducing specific additional processes. Based on simulation and measurement, we have shown that combining a notch-gate structure with high tensile stress CESL can efficient enhance channel mobility, better SCE, lower C GD and C j simultaneously. For nMOSFET, efficient CESL-induced stress can be enhanced though notch-gate edge into channel center is major reason to improve device's driving capability. For pMOSFET, even with inappropriate tensile stress, notch-gate pMOSFET with optimal channel profile shows better performance than vertical-gate device does. Therefore, integrating notch-gate structure with a stressed-CESL is a quite efficient and simple method to optimize CMOSFET performance.
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